

# **High-Voltage Switchmode Controllers**

#### **FEATURES**

- 10- to 120-V Input Range
- Current-Mode Control
- High-Speed, Source-Sink Output Drive
- High Efficiency Operation (> 80%)
- Internal Start-Up Circuit
- Internal Oscillator (1 MHz)
- SHUTDOWN and RESET
- Reference Selection

Si9110  $-\pm1\%$ 

 $Si9111 - \pm 10\%$ 


#### **DESCRIPTION**

The Si9110/9111 are BiC/DMOS integrated circuits designed for use as high-performance switchmode controllers. A high-voltage DMOS input allows the controller to work over a wide range of input voltages (10- to 120-VDC). Current-mode PWM control circuitry is implemented in CMOS to reduce internal power consumption to less than 10 mW.

A push-pull output driver provides high-speed switching for MOSPOWER devices large enough to supply 50 W of output power. When combined with an output MOSFET and transformer, the Si9110/9111 can be used to implement single-ended power converter topologies (i.e., flyback, forward, and cuk).

The Si9110/9111 are available in a standard 14-pin plastic DIP and standard or lead (Pb)-free SOIC package, and are specified over the and industrial, D suffix (-40 to 85°C) temperature ranges.

### **FUNCTIONAL BLOCK DIAGRAM**



# Si9110/9111

# Vishay Siliconix



### **ABSOLUTE MAXIMUM RATINGS**

Voltages Referenced to $-V_{IN}$ (Note: $V_{CC} < +V_{IN} + 0.3 \text{ V}$ )
V <sub>CC</sub>
$+V_{IN}$
$ \begin{array}{llllllllllllllllllllllllllllllllllll$
Linear Inputs (FEEDBACK, SENSE, BIAS, $V_{REF}$ )0.3 V to $V_{CC}$ + 0.3 V
HV Pre-Regulator Input Current (continuous) 5 mA
Storage Temperature
Operating Temperature

Junction Temperature (T <sub>J</sub> )	150°C
Power Dissipation (Package)a 14-Pin Plastic DIP (J Suffix) <sup>b</sup>	
Thermal Impedance ( $\Theta_{JA}$ ) 14-Pin Plastic DIP	

#### Notes

- a. Device mounted with all leads soldered or welded to PC board.
  b. Derate 6 mW/°C above 25°C.
  c. Derate 7.2 mW/°C above 25°C.

### **RECOMMENDED OPERATING RANGE**

Voltages Referenced to -V <sub>IN</sub>
V <sub>CC</sub>
+V $_{\mbox{\footnotesize{IN}}}$
f <sub>OSC</sub>

Rosc
Linear Inputs
Digital Inputs

SPECIFICATIONS <sup>a</sup>								
		Test Conditions Unless Otherwise Specified			D Suffix -40 to 85°C		Unit	
$ \begin{array}{c c} \textbf{Parameter} & \textbf{DISCHARGE} = -V_{IN} = 0 \ V \\ V_{CC} = 10 \ V, +V_{IN} = 48 \ V \\ R_{BIAS} = 390 \ k\Omega, \ R_{OSC} = 330 \ k\Omega \\ \end{array} $		Tempb	Mind	Турс	Max <sup>d</sup>			
Reference								•
		OSC IN = - V <sub>IN</sub>	Si9110	Room	3.92	4.0	4.08	
0.4			Si9111	Room	3.60	4.0	4.40	V
Output Voltage	$V_{R}$	(OSC Disabled) $R_L = 10 M\Omega$	Si9110	Full	3.86		4.14	
			Si9111	Full	3.52		4.46	
Output Impedancee	Z <sub>OUT</sub>		•	Room	15	30	45	kΩ
Short Circuit Current	I <sub>SREF</sub>	V <sub>REF</sub> = -V <sub>IN</sub>		Room	70	100	130	μΑ
Temperature Stabilitye	T <sub>REF</sub>			Full		0.50	1.0	mV/°C
Oscillator								
Maximum Frequencye	f <sub>MAX</sub>	R <sub>OSC</sub> = 0		Room	1	3		MHz
Initial Assurance		R <sub>OSC</sub> = 330 k, See Note f		Room	80	100	120	
Initial Accuracy	fosc	R <sub>OSC</sub> = 150 k, See Note f		Room	160	200	240	kHz
Voltage Stability	Δf/f	$\Delta f/f = f(13.5 \text{ V}) - f(9.5 \text{ V})/f(9.5 \text{ V})$	.5 V)	Room		10	15	%
Temperature Coefficiente	T <sub>OSC</sub>			Full		200	500	ppm/°C
Error Amplifier								
F	.,	FB Tied to COMP	Si9110	Room	3.96	4.00	4.04	.,
Feedback Input Voltage	$V_{FB}$	OSC IN = $-V_{IN}$ (OSC Disabled)	Si9111	Room	3.60	4.00	4.40	_ v
Input BIAS Current	I <sub>FB</sub>	OSC IN = - V <sub>IN</sub> , V <sub>FB</sub> = 4 V		Room		25	500	nA
Input OFFSET Voltage	Vos	OSC IN = - V <sub>IN</sub> (OSC Disabled)		Room		± 15	± 40	mV
Open Loop Voltage Gaine	A <sub>VOL</sub>			Room	60	80		dB
Unity Gain Bandwidthe	BW			Room	1	1.3		MHz
Dynamic Output Impedancee	Z <sub>OUT</sub>			Room		1000	2000	Ω
	1.	Source (V <sub>FB</sub> = 3.4 V)		Room		-2.0	-1.4	T
Output Current	Іоит	Sink (V <sub>FB</sub> = 4.5 V)		Room	0.12	0.15		mA
Power Supply Rejection	PSRR	$9.5 \text{ V} \leq \text{V}_{CC} \leq 13.5 \text{ V}$		Room	50	70		dB




		Test Conditions Unless Otherwise Specified			<b>D Suffix</b> -40 to 85°C			
Parameter	Symbol	DISCHARGE = $-V_{IN}$ = 0 V $V_{CC}$ = 10 V, $+V_{IN}$ = 48 V $R_{BIAS}$ = 390 k $\Omega$ , $R_{OSC}$ = 330 k $\Omega$	Temp <sup>b</sup>	Min <sup>d</sup>	Турс	Max <sup>d</sup>	Unit	
Current Limit			•			ľ	•	
Threshold Voltage	V <sub>SOURCE</sub>	V <sub>FB</sub> = 0 V	Room	1.0	1.2	1.4	V	
Delay to Output <sup>e</sup>	t <sub>d</sub>	V <sub>SENSE</sub> = 1.5 V, See Figure 1	Room		100	150	ns	
Pre-Regulator/Start-Up								
Input Voltage	+V <sub>IN</sub>	I <sub>IN</sub> = 10 μA	Room	120			V	
Input Leakage Current	+l <sub>IN</sub>	V <sub>CC</sub> ≥ 9.4 V	Room			10	μΑ	
Pre-Regulator Start-Up Current	I <sub>START</sub>	Pulse Width ≤ 300 μs, V <sub>CC</sub> = V <sub>ULVO</sub>	Room	8	15		mA	
V <sub>CC</sub> Pre-Regulator Turn-Off Threshold Voltage	V <sub>REG</sub>	I <sub>PRE-REGULATOR</sub> = 10 μA	Room	7.8	8.6	9.4		
Undervoltage Lockout	V <sub>UVLO</sub>		Room	7.0	8.1	8.9	V	
V <sub>REG</sub> -V <sub>UVLO</sub>	V <sub>DELTA</sub>		Room	0.3	0.6		1	
Supply								
Supply Current	I <sub>CC</sub>	C <sub>LOAD</sub> < 75 pF (Pin 4)	Room	0.45	0.6	1.0	mA	
Bias Current	I <sub>BIAS</sub>		Room	10	15	20	μΑ	
Logic								
SHUTDOWN Delaye	t <sub>SD</sub>	$C_L = 500 \text{ pF}, V_{SENSE} - V_{IN}, \text{ See Figure 2}$	Room		50	100		
SHUTDOWN Pulse Widthe	t <sub>SW</sub>	See Figure 3	Room	50				
RESET Pulse Widthe	t <sub>RW</sub>		Room	50			ns	
Latching Pulse Width SHUTDOWN and RESET Lowe	t <sub>LW</sub>	See Figure 3	Room	25				
Input Low Voltage	V <sub>IL</sub>		Room			2.0	V	
Input High Voltage	V <sub>IH</sub>		Room	8			V	
Input Current Input Voltage High	I <sub>IH</sub>	V <sub>IN</sub> = 10 V	Room		1	5		
Input Current Input Voltage Low	I <sub>IL</sub>	V <sub>IN</sub> = 0 V	Room	-35	-25		μΑ	
Output								
Output High Voltage	V <sub>OH</sub>	I <sub>OUT</sub> = -10 mA	Room Full	9.7 9.5			V	
Output Low Voltage	V <sub>OL</sub>	I <sub>OUT</sub> = 10 mA	Room Full			0.30 0.50	v	
Output Resistance	R <sub>OUT</sub>	I <sub>OUT</sub> = 10 mA, Source or Sink	Room Full		20 25	30 50	Ω	
Rise Time <sup>e</sup>	t <sub>r</sub>	C <sub>L</sub> = 500 pF	Room		40	75	ns	
Fall Time <sup>e</sup>	t <sub>f</sub>	or 222 b.	Room		40	75		


- Notes
  a. Refer to PROCESS OPTION FLOWCHART for additional information.
  b. Room = 25°C, Full = as determined by the operating temperature suffix.
  c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
  d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
  e. Guaranteed by design, not subject to production test.
  f. C<sub>STRAY</sub> Pin 8 = ≤ 5 pF.




### **TIMING WAVEFORMS**



### TYPICAL CHARACTERISTICS







#### PIN CONFIGURATIONS AND ORDERING INFORMATION

#### **Dual-In-Line and SOIC BIAS** COMP $+V_{IN}$ SENSE RESET OUTPUT SHUTDOWN 11 $-V_{IN}$ 10 $V_{REF}$ DISCHARGE $V_{CC}$ OSC OUT OSC IN Top View

ORDERING INFORMATION				
Part Number	Temperature Range	Package		
Si9110DY				
Si9110DY-T1				
Si9110DY-T1—E3	1	SOIC-14		
Si9111DY	1	3010-14		
Si9111DY-T1	−40 to 85°C			
Si9111DY-T1—E3	-40 to 65 C			
Si9110DJ				
Si9110DJ-T1		PDIP-14		
Si9111DJ	1	PDIP-14		
Si9111DJ-T1				

#### **DETAILED DESCRIPTION**

#### Pre-Regulator/Start-Up Section

Due to the low quiescent current requirement of the Si9110/9111 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during start-up,  $+V_{IN}$  (pin 2) will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET device which is connected between  $+V_{IN}$  and  $V_{CC}$  (pin 6). This start-up circuitry provides initial power to the IC by charging an external bypass capacitance connected to the  $V_{CC}$  pin. The constant current is disabled when  $V_{CC}$  exceeds 8.6 V. If  $V_{CC}$  is not forced to exceed the 8.6-V threshold, then  $V_{CC}$  will be regulated to a nominal value of 8.6 V by the pre-regulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output driver disabled until  $V_{CC}$  exceeds the undervoltage lockout threshold (typically 8.1 V). This guarantees that the control logic will be functioning properly and that sufficient gate drive voltage is available before the MOSFET turns on. The design of the IC is such that the undervoltage lockout threshold will be at least 300 mV less than the pre-regulator turn-off voltage. Power dissipation can be minimized by providing an external power source to  $V_{CC}$  such that the constant current source is always disabled.

Note: During start-up or when  $V_{CC}$  drops below 8.6 V the start-up circuit is capable of sourcing up to 20 mA. This may

lead to a high level of power dissipation in the IC (for a 48-V input, approximately 1 W). Excessive start-up time caused by external loading of the  $V_{\rm CC}$  supply can result in device damage. Figure 6 gives the typical pre-regulator current at BiC/DMOS as a function of input voltage.

#### **BIAS**

To properly set the bias for the Si9110/9111, a 390-k $\Omega$  resistor should be tied from BIAS (pin 1) to  $-V_{IN}$  (pin 5). This determines the magnitude of bias current in all of the analog sections and the pull-up current for the  $\overline{SHUDOWN}$  and RESET pins. The current flowing in the bias resistor is nominally 15  $\mu A$ .

#### **Reference Section**

The reference section of the Si9110 consists of a temperature compensated buried zener and trimmable divider network. The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4 V. The trimming procedure that is used on the Si9110 brings the output of the error amplifier (which is configured for unity gain during trimming) to within  $\pm\,1\%$  of 4 V. This compensates for input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.



#### **DETAILED DESCRIPTION (CONT'D)**

Applications which use a separate external reference, such as non-isolated converter topologies and circuits employing optical coupling in the feedback loop, do not require a trimmed voltage reference with 1% accuracy. The Si9111 accommodates the requirements of these applications at a lower cost, by leaving the reference voltage untrimmed. The 10% accurate reference thus provided is sufficient to establish a dc bias point for the error amplifier.

#### **Error Amplifier**

Closed-loop regulation is provided by the error amplifier, which is intended for use with "around-the-amplifier" compensation. A MOS differential input stage provides for low input current. The noninverting input to the error amplifier ( $V_{REF}$ ) is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

#### **Oscillator Section**

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between the OSC IN and OSC OUT pins. (See Figure 5 for details of resistor value vs. frequency.) The DISCHARGE pin should be tied to  $-V_{\text{IN}}$  for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to  $\leq 50\%$  by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization is accomplished by capacitive coupling of a positive SYNC pulse into the OSC IN (pin 8) terminal. For a 5-V pulse amplitude and 0.5- $\mu$ s pulse width, typical values would be 100 pF in series with 3 k $\Omega$  to pin 8.

### **SHUTDOWN** and RESET

SHUTDOWN (pin 11) and RESET (pin 12) are intended for overriding the output MOSFET switch via external control

logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET, SHUTDOWN can be either a latched or unlatched input. The output is off whenever SHUTDOWN is low. By simultaneously having SHUTDOWN and RESET low, the latch is set and SHUTDOWN has no effect until RESET goes high. The truth table for these inputs is given in Table 1.

Table 1: Truth Table for the SHUTDOWN and RESET Pins

SHUTDOWN	RESET	Output
Н	Н	Normal Operation
Н	7.	Normal Operation (No Change)
L	Н	Off (Not Latched)
L	L	Off (Latched)
<b>_</b>	L	Off (Latched, No Change)

Both pins have internal current source pull-ups and should be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the SHUTDOWN or RESET pins to provide variable shutdown time.

#### **Output Driver**

The push-pull driver output has a typical on-resistance of  $20~\Omega.$  Maximum switching times are specified at 75 ns for a 500-pF load. This is sufficient to directly drive MOSFETs such as the 2N7004, 2N7005, IRFD120 and IRFD220. Larger devices can be driven, but switching times will be longer, resulting in higher switching losses. In order to drive large MOSPOWER devices, it is necessary to use an external driver IC, such as the Vishay Siliconix D469A. The D469A can switch very large devices such as the SMM20N50 (500 V, 0.3  $\Omega)$  in approximately 100 ns.



### **APPLICATIONS**




FIGURE 6. 5-Watt Power Supply for Telecom Applications